f2ufixn
From Mill Computing Wiki
speculable exu stream exu block compute phase operation in the binary floating point value domain using excepting overflow behavior that produces condition codes and rounds toward negative infinity
native on: Silver
convert float to unsigned integer
operands: like Addf [ff:f]
Core | In Slots | Latencies |
---|---|---|
Silver | E0 E1 | rw:rw=3 rd:rd=4 rq:rq=5 rvw:rvw=3 rvd:rvd=4 rvq:rvq=5 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable