Difference between revisions of "Instruction Set/refuse"

From Mill Computing Wiki
Jump to: navigation, search
 
Line 1:Line 1:
 
{{DISPLAYTITLE:refuse}}
 
{{DISPLAYTITLE:refuse}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|reader block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|reader block]]&nbsp;&nbsp;[[Phasing|reader phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
Line 18:Line 18:
 
| [[Cores/Copper/Encoding#refuse|Copper]] || R0 R1 || 1
 
| [[Cores/Copper/Encoding#refuse|Copper]] || R0 R1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#refuse|Silver]] || R0 R1 R2 R3 R4 R5 || 1
+
| [[Cores/Silver/Encoding#refuse|Silver]] || R0 R1 R2 R3 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#refuse|Gold]] || R0 R1 R2 R3 R4 R5 R6 R7 || 1
+
| [[Cores/Gold/Encoding#refuse|Gold]] || R0 R1 || 1
|-
+
| [[Cores/Decimal8/Encoding#refuse|Decimal8]] || R0 R1 R2 R3 R4 R5 || 1
+
|-
+
| [[Cores/Decimal16/Encoding#refuse|Decimal16]] || R0 R1 R2 R3 R4 R5 || 1
+
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:00, 23 February 2021

realizing  exu stream  reader block  reader phase   operation   in the logical value domain  

native on: all

reject a speculative load


refuse(tag tag)

operands: like NoArgs :[x]


Core In Slots Latencies
Tin R0 R1 1
Copper R0 R1 1
Silver R0 R1 R2 R3 1
Gold R0 R1 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable