Difference between revisions of "Instruction Set/pickup"
From Mill Computing Wiki
| (2 intermediate revisions by the same user not shown) | |||
| Line 18: | Line 18: | ||
| [[Cores/Copper/Encoding#pickup|Copper]] || R0 R1 || 1 | | [[Cores/Copper/Encoding#pickup|Copper]] || R0 R1 || 1 | ||
|- | |- | ||
| − | | [[Cores/Silver/Encoding#pickup|Silver]] || R0 R1 R2 R3 | + | | [[Cores/Silver/Encoding#pickup|Silver]] || R0 R1 R2 R3 || 1 |
|- | |- | ||
| − | | [[Cores/Gold/Encoding#pickup|Gold]] || R0 R1 | + | | [[Cores/Gold/Encoding#pickup|Gold]] || R0 R1 || 1 |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
|} | |} | ||
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 14:01, 23 February 2021
realizing exu stream reader block compute phase operation in the logical value domain
native on: all
accept a speculative load
pickup(tag tag)
operands: like NoArgs :[x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | R0 R1 | 1 |
| Copper | R0 R1 | 1 |
| Silver | R0 R1 R2 R3 | 1 |
| Gold | R0 R1 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
