Difference between revisions of "Instruction Set/streamf"

From Mill Computing Wiki
Jump to: navigation, search
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#845|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#streamf|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#845|Copper]] || F0 || 1
+
| [[Cores/Copper/Encoding#streamf|Copper]] || F0 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#845|Silver]] || F1 F2 F3 || 1
+
| [[Cores/Silver/Encoding#streamf|Silver]] || F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#845|Gold]] || F0 F1 || 1
+
| [[Cores/Gold/Encoding#streamf|Gold]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#845|Decimal8]] || F1 F2 F3 || 1
+
| [[Cores/Decimal8/Encoding#streamf|Decimal8]] || F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#845|Decimal16]] || F1 F2 F3 || 1
+
| [[Cores/Decimal16/Encoding#streamf|Decimal16]] || F1 F2 F3 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  compute phase   operation  

native on: all

allocate streamer frame


streamf(lit rd_size, lit wr_size)

operands: like Inv :


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F1 F2 F3 1
Gold F0 F1 1
Decimal8 F1 F2 F3 1
Decimal16 F1 F2 F3 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable