muluw

From Mill Computing Wiki
Revision as of 06:58, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   using widening overflow behavior   that produces condition codes

native on: all

multiplication


muluw(u x, u y) → u r0

operands: like Widen xx:2x


Core In Slots Latencies
Tin E0 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
Copper E0 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
Silver E0 E1 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
Gold E0 E1 E2 E3 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
Decimal8 E0 E1 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
Decimal16 E0 E1 b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6