Difference between revisions of "Instruction Set/inner"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:inner}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow bloc...")
 
Line 23:Line 23:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1120|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#inner|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1120|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#inner|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1120|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#inner|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1120|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#inner|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1120|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#inner|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1120|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#inner|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 60:Line 60:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1121|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#inner|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1121|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#inner|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1121|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#inner|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1121|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#inner|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1121|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#inner|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1121|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#inner|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  call phase   operation  

native on: all

enter a loop


inner(lit n, p target, args args) → ops r0 ...

operands: like Inv :


encoding: inner(lit n, p target, off argv, count argc)
encoding: inner(lit n, p target, off argv, count argc, lit argv)
alternate encoding: inner0, inner1, innern,

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

inner(lit n, lbl target, args args) → ops r0 ...

operands: like Inv :


encoding: inner(lit n, off target, count argc)
encoding: inner(lit n, off target, count argc, lit argv)
encoding: inner(lit n, off target, count argc, lit argv, lit argv)
alternate encoding: inner0, inner1, innern,

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable