Difference between revisions of "Instruction Set/f2ufxp"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:f2ufxp}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu block...")
 
Line 4:Line 4:
 
</div>
 
</div>
  
convert float to unsigned integer
+
Inexactly convert a binary floating point value to a unsigned integer, rounding toward positive infinity and producing [[NaR]]s on overflow.
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">f2ufxp</b>(<span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#f|f]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">f2ufxp</b>(<span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#f|f]] r<sub>0</sub></code>

Revision as of 10:19, 12 November 2014

realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain   using excepting overflow behavior   that produces condition codes

native on: Silver Gold

Inexactly convert a binary floating point value to a unsigned integer, rounding toward positive infinity and producing NaRs on overflow.


f2ufxp(f x) → f r0

operands: like Addf [ff:f]


Core In Slots Latencies
Silver E0 E1 w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Gold E0 E1 E2 E3 w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5