Difference between revisions of "Instruction Set/f2sede"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:f2sede}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu block...")
 
Line 4:Line 4:
 
</div>
 
</div>
  
convert float to signed integer
+
Exactly convert a decimal floating point value to a signed integer, rounding toward even and normal modulo overflow.
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">f2sede</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">f2sede</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>

Revision as of 10:17, 12 November 2014

realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using modulo overflow behavior   that produces condition codes

native on: Decimal8 Decimal16

Exactly convert a decimal floating point value to a signed integer, rounding toward even and normal modulo overflow.


f2sede(d x) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5