Difference between revisions of "Instruction Set/f2sdixn"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:f2sdixn}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">speculable  exu stream Decode|exu blo...")
 
m (Protected "Instruction Set/f2sdixn": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(No difference)

Latest revision as of 14:04, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using excepting overflow behavior   that produces condition codes and rounds toward negative infinity

native on: none

convert float to signed integer


f2sdixn(d op0) → d r0

operands: like Addf [ff:f]



Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable