Difference between revisions of "Instruction Set/addsw2"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:addsw2}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">speculable  exu stream Decode|exu bloc...")
 
m (Protected "Instruction Set/addsw2": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(No difference)

Latest revision as of 14:05, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the signed integer value domain   using widening overflow behavior   that produces condition codes

native on: all

addition


addsw2(s op0, s op1) → s r0, s r1

operands: like Wideningv XX:2X2X


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0

addsw2(s op0, imm imm0) → s r0, s r1

operands: like Wideningv XX:2X2X


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable