Cores

From Mill Computing Wiki
Revision as of 22:16, 5 November 2014 by Jan (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Mill Architecture describes a family of processor cores so that each family member can serve its own unique set of requirements and work loads. For the time being all defined Mill cores are purely simulated and cover a pretty generalistic range of profiles.

The difference between Tin and Copper may not be apparent from this table, but the second exu and flow Slots on Tin are reduced to an absolute minimum and don't even contain any ALU or branch Functional Units respectively.

Belt Scalar Vector Pipelines Retire Stations Scratchpad Spiller Buffers/Stack iCache Line float decimal
Tin864bit8B138128B8/16MB16B
slots reader: 2   writer: 2   pick: 1   exu: 2   flow: 2  
Copper864bit8B138128B8/16MB16B
slots reader: 2   writer: 2   pick: 1   exu: 2   flow: 2  
Silver1664bit16B2516256B16/256MB32B
slots reader: 6   writer: 5   pick: 2   exu: 4   flow: 4  
Gold32128bit32B3716512B16/256MB64B
slots reader: 8   writer: 5   pick: 4   exu: 8   flow: 8  
Decimal81664bit8B2516256B16/256MB32B
slots reader: 6   writer: 5   pick: 2   exu: 4   flow: 4  
Decimal161664bit16B2516256B16/256MB32B
slots reader: 6   writer: 5   pick: 2   exu: 4   flow: 4