cachebdl

From Mill Computing Wiki
Revision as of 06:56, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  flow stream  flow block  compute phase   operation  

native on: all

cache control operation

cachebdl(p lower, p upper)

operands: like Inv :


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 1
Gold F0 1
Decimal8 F0 1
Decimal16 F0 1
Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/cachebdl&oldid=509"