f2sefxz

From Mill Computing Wiki
Revision as of 02:37, 16 December 2014 by Generator (Talk | contribs)

Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain   using excepting overflow behavior   that produces condition codes

native on: Silver Gold

Exactly convert a binary floating point value to a signed integer, rounding toward zero and producing NaRs on overflow.


f2sefxz(f x) → f r0

operands: like Addf [ff:f]


Core In Slots Latencies
Silver E0 E1 w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Gold E0 E1 E2 E3 w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable