divRems

From Mill Computing Wiki
Revision as of 06:58, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the signed integer value domain   that produces condition codes

native on: none

divide for quotient and remainder


divRems(s x, s y) → s r0, s r1

operands: like DivRem [xx:xx]



divRems(s x, imm y) → s r0, s r1

operands: like DivRem [xx:xx]