all
From Mill Computing Wiki
Revision as of 06:57, 2 October 2014 by
Shookie
(
Talk
|
contribs
)
(diff) ← Older revision |
Latest revision
(
diff
) |
Newer revision →
(
diff
)
Jump to:
navigation
,
search
realizing
exu stream
exu block
compute phase
operation
in the logical value domain
native on:
all
vector AND reduction
all
(
op
v
) →
op
r
0
operands:
like Leftv XX:i
Core
In Slots
Latencies
Tin
E0
1
Copper
E0 E1
1
Silver
E0 E1 E2 E3
1
Gold
E0 E1 E2 E3 E4 E5 E6 E7
1
Decimal8
E0 E1 E2 E3
1
Decimal16
E0 E1 E2 E3
1
Navigation menu
Personal tools
Log in
Namespaces
Page
Discussion
Variants
Views
Read
View source
View history
Actions
Search
Navigation
Main page
Wiki Main page
Glossary
Recent changes
Random page
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information