addus

From Mill Computing Wiki
Revision as of 14:13, 23 February 2021 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   using saturating overflow behavior   that produces condition codes

aliases: addus2
native on: all

Saturating unsigned integer addition. When a result value overflows for the width, it flats out at the biggest value.


addus(u x, u y) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0

addus(u x, imm y) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable