Difference between revisions of "Instruction Set/loadd"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:loadd}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing flow stream Decode|flow bloc...") |
(No difference) |
Revision as of 06:57, 2 October 2014
load from memory
loadd(base b, off o, s i, scale s, width w) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(base b, off o, s i, scale s, width w, lit delay) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(base b, off o, s i, scale s, width w, tag tag) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(base b, off o, width w) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(base b, off o, width w, lit delay) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(base b, off o, width w, tag tag) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, s i, scale s, width w) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, s i, scale s, width w, lit delay) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, s i, scale s, width w, tag tag) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, width w) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, width w, lit delay) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, off o, width w, tag tag) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, width w, memAttr m) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, width w, memAttr m, lit delay) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |
loadd(p b, width w, memAttr m, tag tag) → d r0
operands: like IdentityNoSIMD xx:x
Core | In Slots | Latencies |
---|---|---|
Decimal8 | F0 F1 F2 F3 | 3 |
Decimal16 | F0 F1 F2 F3 | 3 |