Difference between revisions of "Instruction Set/shiftluw2"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:shiftluw2}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">speculable exu stream Decode|exu b...") |
(No difference) |
Revision as of 13:58, 23 February 2021
speculable exu stream exu block compute phase operation in the unsigned integer value domain using widening overflow behavior that produces condition codes
native on: all
bitwise shift
shiftluw2(u op0, bit bit0) → u r0, u r1
operands: like Wideningv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 | |
| Gold | E0 |
shiftluw2(u op0, u op1) → u r0, u r1
operands: like Wideningv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 | |
| Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
