Difference between revisions of "Instruction Set/merge"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:merge}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream [[Decode|exu block]...")
(No difference)

Revision as of 06:56, 2 October 2014

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

bitwise merge


merge(u mask, u bits0, u bits1) → op r0

operands: like Identity [xx:x]


encoding: merge(op op0) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Tin E0 1
Copper E0 E1 1
Silver E0 E1 E2 E3 1
Gold E0 E1 E2 E3 E4 E5 E6 E7 1
Decimal8 E0 E1 E2 E3 1
Decimal16 E0 E1 E2 E3 1