Difference between revisions of "Instruction Set/shiftlsw"
From Mill Computing Wiki
m (Protected "Instruction Set/shiftlsw": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |
(No difference) | |
Revision as of 01:34, 3 January 2015
realizing exu stream exu block compute phase operation in the signed integer value domain using widening overflow behavior that produces condition codes
native on: all
bitwise shift
shiftlsw(s x, bit bits) → s r0
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Copper | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Silver | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Gold | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal8 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal16 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Copper | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Silver | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Gold | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal8 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal16 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
