Difference between revisions of "Instruction Set/merge"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/merge": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
(No difference)

Revision as of 01:27, 3 January 2015

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Bitwise merge.

It works like a multiplex: the bits in the mask operand decide whether the corresponding bit of the result is taken from op0 or op1.
Or explained differently: it does what pick does on the operand level on the bit level.


merge(u mask, u bits0, u bits1) → op r0

operands: like Identity [xx:x]


encoding: merge(op op0) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Tin E0 1
Copper E0 E1 1
Silver E0 E1 E2 E3 1
Gold E0 E1 E2 E3 E4 E5 E6 E7 1
Decimal8 E0 E1 E2 E3 1
Decimal16 E0 E1 E2 E3 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable