Difference between revisions of "Instruction Set/muldfz"
From Mill Computing Wiki
| Line 15: | Line 15: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Decimal8/Encoding# | + | | [[Cores/Decimal8/Encoding#muldfz|Decimal8]] || E0 E1 || d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
|- | |- | ||
| − | | [[Cores/Decimal16/Encoding# | + | | [[Cores/Decimal16/Encoding#muldfz|Decimal16]] || E0 E1 || d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
|} | |} | ||
| + | |||
| + | |||
| + | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Revision as of 02:38, 16 December 2014
realizing exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes
Decimal floating point multiplication in current rounding away from zero.
operands: like Addd [dd:d]
| Core | In Slots | Latencies |
|---|---|---|
| Decimal8 | E0 E1 | d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
| Decimal16 | E0 E1 | d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
