Difference between revisions of "Instruction Set/all"

From Mill Computing Wiki
Jump to: navigation, search
Line 17:Line 17:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#210|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#all|Tin]] || E0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#210|Copper]] || E0 E1 || 1
+
| [[Cores/Copper/Encoding#all|Copper]] || E0 E1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#210|Silver]] || E0 E1 E2 E3 || 1
+
| [[Cores/Silver/Encoding#all|Silver]] || E0 E1 E2 E3 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#210|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
+
| [[Cores/Gold/Encoding#all|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#210|Decimal8]] || E0 E1 E2 E3 || 1
+
| [[Cores/Decimal8/Encoding#all|Decimal8]] || E0 E1 E2 E3 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#210|Decimal16]] || E0 E1 E2 E3 || 1
+
| [[Cores/Decimal16/Encoding#all|Decimal16]] || E0 E1 E2 E3 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:37, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Returns true if the lowest bit in all vector elements is set.

related operations: any


all(op v) → op r0

operands: like Leftv XX:i


Core In Slots Latencies
Tin E0 1
Copper E0 E1 1
Silver E0 E1 E2 E3 1
Gold E0 E1 E2 E3 E4 E5 E6 E7 1
Decimal8 E0 E1 E2 E3 1
Decimal16 E0 E1 E2 E3 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable