Difference between revisions of "Instruction Set/innerfl1"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:innerfl1}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow b...")
 
Line 21:Line 21:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1007|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innerfl1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1007|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innerfl1|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1007|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innerfl1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1007|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innerfl1|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1007|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innerfl1|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1007|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innerfl1|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 55:Line 55:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1008|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innerfl1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1008|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innerfl1|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1008|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innerfl1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1008|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innerfl1|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1008|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innerfl1|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1008|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innerfl1|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  call phase   operation  

native on: all

enter a loop

innerfl1(op q, p target, args args) → op r

operands: like Inv :


encoding: innerfl1(op q, p target, off argv, count argc) , innerfl1(op q, p target, off argv, count argc, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

innerfl1(op q, lbl target, args args) → op r

operands: like Inv :


encoding: innerfl1(op q, off target, count argc) , innerfl1(op q, off target, count argc, lit argv) , innerfl1(op q, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/innerfl1&oldid=1517"