Difference between revisions of "Instruction Set/divRems"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:divRems}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu bloc...") | |||
Line 4: | Line 4: | ||
</div> | </div> | ||
− | + | Signed integer division for quotient and remainder. | |
+ | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">divRems</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#s|s]] r<sub>0</sub>, [[Domains#s|s]] r<sub>1</sub></code> | <code style="font-size:130%"><b style="color:#050">divRems</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#s|s]] r<sub>0</sub>, [[Domains#s|s]] r<sub>1</sub></code> |
Revision as of 18:48, 26 November 2014
realizing exu stream exu block compute phase operation in the signed integer value domain that produces condition codes
native on: none
Signed integer division for quotient and remainder.
divRems(s x, s y) → s r0, s r1
operands: like DivRem [xx:xx]
divRems(s x, imm y) → s r0, s r1
operands: like DivRem [xx:xx]