Difference between revisions of "Instruction Set/face"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:face}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow block...")
 
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#441|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#face|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#441|Copper]] || F0 || 1
+
| [[Cores/Copper/Encoding#face|Copper]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#441|Silver]] || F1 F2 F3 || 1
+
| [[Cores/Silver/Encoding#face|Silver]] || F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#441|Gold]] || F0 F1 || 1
+
| [[Cores/Gold/Encoding#face|Gold]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#441|Decimal8]] || F1 F2 F3 || 1
+
| [[Cores/Decimal8/Encoding#face|Decimal8]] || F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#441|Decimal16]] || F1 F2 F3 || 1
+
| [[Cores/Decimal16/Encoding#face|Decimal16]] || F1 F2 F3 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  compute phase   operation  

native on: all

fetch-ahead count extension

face(off count)

operands: like Inv :


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F1 F2 F3 1
Gold F0 F1 1
Decimal8 F1 F2 F3 1
Decimal16 F1 F2 F3 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/face&oldid=1533"