Difference between revisions of "Instruction Set/divs"

From Mill Computing Wiki
Jump to: navigation, search
Line 1:Line 1:
 
{{DISPLAYTITLE:divs}}
 
{{DISPLAYTITLE:divs}}
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the signed integer value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the signed integer value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
'''native on:''' [[Assembly|none]]<br />
+
'''native on:''' [[Cores/Silver|Silver]] <br />
 
</div>
 
</div>
  
Line 13:Line 13:
 
</div>
 
</div>
 
<br />
 
<br />
 +
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Silver/Encoding#divs|Silver]] || E0 || b,b:b=6 bv,bv:bv=6 h,h:h=6 hv,hv:hv=8 w,w:w=6 wv,wv:wv=8 d,d:d=6 dv,dv:dv=8 q,q:q=6 qv,qv:qv=8
 +
|}
  
 
----
 
----
Line 19:Line 25:
 
</div>
 
</div>
 
<br />
 
<br />
 +
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Silver/Encoding#divs|Silver]] || E0 || b,b:b=6 bv,bv:bv=6 h,h:h=6 hv,hv:hv=8 w,w:w=6 wv,wv:wv=8 d,d:d=6 dv,dv:dv=8 q,q:q=6 qv,qv:qv=8
 +
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 00:24, 23 March 2015

speculable  exu stream  exu block  compute phase   operation   in the signed integer value domain   that produces condition codes

native on: Silver

Signed integer division for quotient.

related operations: rems, divRems, rdivs, roots, rroots


divs(s x, s y) → s r0

operands: like Identity [xx:x]


Core In Slots Latencies
Silver E0 b,b:b=6 bv,bv:bv=6 h,h:h=6 hv,hv:hv=8 w,w:w=6 wv,wv:wv=8 d,d:d=6 dv,dv:dv=8 q,q:q=6 qv,qv:qv=8

divs(s x, imm y) → s r0

operands: like Identity [xx:x]


Core In Slots Latencies
Silver E0 b,b:b=6 bv,bv:bv=6 h,h:h=6 hv,hv:hv=8 w,w:w=6 wv,wv:wv=8 d,d:d=6 dv,dv:dv=8 q,q:q=6 qv,qv:qv=8


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable