Difference between revisions of "Instruction Set/reverse"
From Mill Computing Wiki
Line 5: | Line 5: | ||
</div> | </div> | ||
− | bit | + | Reverse the bit order. |
+ | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">reverse</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#op|op]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">reverse</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#op|op]] r<sub>0</sub></code> |
Revision as of 00:04, 3 January 2015
realizing exu stream exu block compute phase operation in the logical value domain
aliases: reversep
native on: all
Reverse the bit order.
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 1 |
Copper | E0 E1 | 1 |
Silver | E0 E1 E2 E3 | 1 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 1 |
Decimal8 | E0 E1 E2 E3 | 1 |
Decimal16 | E0 E1 E2 E3 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable