Difference between revisions of "Instruction Set/argSize"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:argSize}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow bl...")
 
 
(3 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:argSize}}
 
{{DISPLAYTITLE:argSize}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
Line 11:Line 11:
 
<br />
 
<br />
  
 +
'''encoding:'''
 +
<code style="font-size:100%"><b style="color:#050">argSize</b>(<i><span style="color:#009">[[Immediates#off|off]]</span> <span title="manifest constant">size</span></i>)</code>
 +
<br />
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#216|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#argSize|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#216|Copper]] || F0 || 1
+
| [[Cores/Copper/Encoding#argSize|Copper]] || F0 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#216|Silver]] || F1 F2 F3 || 1
+
| [[Cores/Silver/Encoding#argSize|Silver]] || F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#216|Gold]] || F0 F1 || 1
+
| [[Cores/Gold/Encoding#argSize|Gold]] || F0 || 1
|-
+
| [[Cores/Decimal8/Encoding#216|Decimal8]] || F1 F2 F3 || 1
+
|-
+
| [[Cores/Decimal16/Encoding#216|Decimal16]] || F1 F2 F3 || 1
+
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:08, 23 February 2021

speculable  flow stream  flow block  compute phase   operation  

native on: all

set size of memory argument block for following dynCall


argSize(off size)

operands: like Inv :


encoding: argSize(off size)

Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F1 F2 1
Gold F0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable