Difference between revisions of "Instruction Set/divRems"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:divRems}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu bloc...") | |||
| (6 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:divRems}} | {{DISPLAYTITLE:divRems}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the signed integer value domain]] [[Condition Code|that produces condition codes]]<br /> |
| − | '''native on:''' [[ | + | '''native on:''' [[Cores/Silver|Silver]] <br /> |
</div> | </div> | ||
| − | + | Signed integer division for quotient and remainder. | |
| + | |||
| + | <b>related operations:</b> [[Instruction_Set/divs|divs]], [[Instruction_Set/rems|rems]], [[Instruction_Set/rdivs|rdivs]], [[Instruction_Set/roots|roots]], [[Instruction_Set/rroots|rroots]] | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">divRems</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#s|s]] r<sub>0</sub>, [[Domains#s|s]] r<sub>1</sub></code> | <code style="font-size:130%"><b style="color:#050">divRems</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#s|s]] r<sub>0</sub>, [[Domains#s|s]] r<sub>1</sub></code> | ||
| Line 10: | Line 13: | ||
</div> | </div> | ||
<br /> | <br /> | ||
| + | |||
| + | {| class="mw-collapsible mw-collapsed wikitable" data-expandtext="▸" data-collapsetext="▾" | ||
| + | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
| + | |- | ||
| + | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || | ||
| + | |} | ||
---- | ---- | ||
| Line 16: | Line 25: | ||
</div> | </div> | ||
<br /> | <br /> | ||
| + | |||
| + | {| class="mw-collapsible mw-collapsed wikitable" data-expandtext="▸" data-collapsetext="▾" | ||
| + | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
| + | |- | ||
| + | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || | ||
| + | |} | ||
| + | |||
| + | |||
| + | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 14:05, 23 February 2021
speculable exu stream exu block compute phase operation in the signed integer value domain that produces condition codes
native on: Silver
Signed integer division for quotient and remainder.
related operations: divs, rems, rdivs, roots, rroots
divRems(s x, s y) → s r0, s r1
operands: like DivRem [xx:xx]
| Core | In Slots | Latencies |
|---|---|---|
| Silver | E0 |
divRems(s x, imm y) → s r0, s r1
operands: like DivRem [xx:xx]
| Core | In Slots | Latencies |
|---|---|---|
| Silver | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
