Difference between revisions of "Instruction Set/narrowu"
From Mill Computing Wiki
m (Protected "Instruction Set/narrowu": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
| Line 1: | Line 1: | ||
| − | + | {{DISPLAYTITLE:narrowu}} | |
| + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the unsigned integer value domain]] [[Overflow|using modulo overflow behavior]] <br /> | ||
| + | '''native on:''' [[Cores|all]]<br /> | ||
| + | </div> | ||
| + | |||
| + | narrow scalar to half width | ||
| + | ---- | ||
| + | <code style="font-size:130%"><b style="color:#050">narrowu</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">op0</span>, <i><span style="color:#009">[[Immediates#width|width]]</span> <span title="data width and vector length (exu)">width0</span></i>) → [[Domains#u|u]] r<sub>0</sub></code> | ||
| + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeNarrow|like Narrow [xx:½x]]] | ||
| + | </div> | ||
| + | <br /> | ||
| + | |||
| + | {| class="mw-collapsible mw-collapsed wikitable" data-expandtext="▸" data-collapsetext="▾" | ||
| + | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
| + | |- | ||
| + | | [[Cores/Tin/Encoding#narrowu|Tin]] || E0 || | ||
| + | |- | ||
| + | | [[Cores/Copper/Encoding#narrowu|Copper]] || E0 || | ||
| + | |- | ||
| + | | [[Cores/Silver/Encoding#narrowu|Silver]] || E0 E1 E2 E3 || | ||
| + | |- | ||
| + | | [[Cores/Gold/Encoding#narrowu|Gold]] || E0 || | ||
| + | |} | ||
| + | |||
| + | |||
| + | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 14:08, 23 February 2021
realizing exu stream exu block compute phase operation in the unsigned integer value domain using modulo overflow behavior
native on: all
narrow scalar to half width
narrowu(u op0, width width0) → u r0
operands: like Narrow [xx:½x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 E2 E3 | |
| Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
