Difference between revisions of "Instruction Set/subux"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:subux}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream [[Decode|exu block]...")
 
 
(4 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:subux}}
 
{{DISPLAYTITLE:subux}}
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Overflow|using excepting overflow behavior]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Overflow|using excepting overflow behavior]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
−
'''aliases:''' subuxv <br />
+
'''aliases:''' subux2 <br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
  
−
subtraction
+
Excepting unsigned integer subtraction.
 +
Overflow produces a [[NaR]].
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">subux</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">y</span>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">subux</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">y</span>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
Line 15:Line 17:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#877|Tin]] || E0 || 2
+
| [[Cores/Tin/Encoding#subux|Tin]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Copper/Encoding#877|Copper]] || E0 E1 || 2
+
| [[Cores/Copper/Encoding#subux|Copper]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Silver/Encoding#877|Silver]] || E0 E1 E2 E3 || 2
+
| [[Cores/Silver/Encoding#subux|Silver]] || E0 E1 E2 E3 ||  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#877|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 2
+
| [[Cores/Gold/Encoding#subux|Gold]] || E0 ||  
−
|-
+
−
| [[Cores/Decimal8/Encoding#877|Decimal8]] || E0 E1 E2 E3 || 2
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#877|Decimal16]] || E0 E1 E2 E3 || 2
+
 
|}
 
|}
  
Line 37:Line 35:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#878|Tin]] || E0 || 2
+
| [[Cores/Tin/Encoding#subux|Tin]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Copper/Encoding#878|Copper]] || E0 E1 || 2
+
| [[Cores/Copper/Encoding#subux|Copper]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Silver/Encoding#878|Silver]] || E0 E1 E2 E3 || 2
+
| [[Cores/Silver/Encoding#subux|Silver]] || E0 E1 E2 E3 ||  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#878|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 2
+
| [[Cores/Gold/Encoding#subux|Gold]] || E0 ||  
−
|-
+
−
| [[Cores/Decimal8/Encoding#878|Decimal8]] || E0 E1 E2 E3 || 2
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#878|Decimal16]] || E0 E1 E2 E3 || 2
+
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:11, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   using excepting overflow behavior   that produces condition codes

aliases: subux2
native on: all

Excepting unsigned integer subtraction. Overflow produces a NaR.

subux(u x, u y) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0

subux(u x, imm y) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/subux&oldid=5350"