Difference between revisions of "Instruction Set/gequ"

From Mill Computing Wiki
Jump to: navigation, search
(Redirected page to Instruction Set/lequ)
 
 
(One intermediate revision by the same user not shown)
Line 1:Line 1:
−
#REDIRECT [[Instruction_Set/lequ]]
+
{{DISPLAYTITLE:gequ}}
 +
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp;<br />
 +
'''native on:''' [[Cores|all]]<br />
 +
</div>
 +
 
 +
greater than or equal
 +
----
 +
<code style="font-size:130%"><b style="color:#050">gequ</b>() &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 +
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeIdentity|like Identity [xx:x]]]
 +
</div>
 +
<br />
 +
 
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Tin/Encoding#gequ|Tin]] || E0 E1 ||
 +
|-
 +
| [[Cores/Copper/Encoding#gequ|Copper]] || E0 E1 ||
 +
|-
 +
| [[Cores/Silver/Encoding#gequ|Silver]] || E0 E1 E2 E3 ||
 +
|-
 +
| [[Cores/Gold/Encoding#gequ|Gold]] || E0 E1 ||
 +
|}
 +
 
 +
----
 +
<code style="font-size:130%"><b style="color:#050">gequ</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">op0</span>, <span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">op1</span>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 +
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeIdentity|like Identity [xx:x]]]
 +
</div>
 +
<br />
 +
 
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Tin/Encoding#gequ|Tin]] || E0 ||
 +
|-
 +
| [[Cores/Copper/Encoding#gequ|Copper]] || E0 ||
 +
|-
 +
| [[Cores/Silver/Encoding#gequ|Silver]] || E0 E1 E2 E3 ||
 +
|-
 +
| [[Cores/Gold/Encoding#gequ|Gold]] || E0 ||
 +
|}
 +
 
 +
----
 +
<code style="font-size:130%"><b style="color:#050">gequ</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">op0</span>, <i><span style="color:#009">[[Immediates#imm|imm]]</span> <span title="small immediate constant of per-slot varying range">imm0</span></i>) &#8594; [[Domains#u|u]] r<sub>0</sub></code>
 +
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeIdentity|like Identity [xx:x]]]
 +
</div>
 +
<br />
 +
 
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Tin/Encoding#gequ|Tin]] || E0 ||
 +
|-
 +
| [[Cores/Copper/Encoding#gequ|Copper]] || E0 ||
 +
|-
 +
| [[Cores/Silver/Encoding#gequ|Silver]] || E0 E1 E2 E3 ||
 +
|-
 +
| [[Cores/Gold/Encoding#gequ|Gold]] || E0 ||
 +
|}
 +
 
 +
 
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:06, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain  

native on: all

greater than or equal

gequ() → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0 E1
Copper E0 E1
Silver E0 E1 E2 E3
Gold E0 E1

gequ(u op0, u op1) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0

gequ(u op0, imm imm0) → u r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1 E2 E3
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/gequ&oldid=5051"