Difference between revisions of "Instruction Set/divRems"
From Mill Computing Wiki
| Line 17: | Line 17: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || | + | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || |
|} | |} | ||
| Line 29: | Line 29: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || | + | | [[Cores/Silver/Encoding#divRems|Silver]] || E0 || |
|} | |} | ||
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 14:05, 23 February 2021
speculable exu stream exu block compute phase operation in the signed integer value domain that produces condition codes
native on: Silver
Signed integer division for quotient and remainder.
related operations: divs, rems, rdivs, roots, rroots
divRems(s x, s y) → s r0, s r1
operands: like DivRem [xx:xx]
| Core | In Slots | Latencies |
|---|---|---|
| Silver | E0 |
divRems(s x, imm y) → s r0, s r1
operands: like DivRem [xx:xx]
| Core | In Slots | Latencies |
|---|---|---|
| Silver | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
