Difference between revisions of "Instruction Set/storeflus"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:storeflus}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing flow stream Decode|flow...") | m (Protected "Instruction Set/storeflus": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) |
(No difference) |
Latest revision as of 14:05, 23 February 2021
store to memory
storeflus(op base0, base op0, off op1, op off0)
operands: like Store px:
Core | In Slots | Latencies |
---|---|---|
Tin | F0 | 1 |
Copper | F0 | 1 |
Silver | F0 F1 F2 | 1 |
Gold | F0 | 1 |
storeflus(op base0, base op0, off op1, op op2, pred off0)
operands: like Store px:
encoding:
storeflus(op base0, base op0, off op1, op off0)
,
flowArgs(pred op0)
Core | In Slots | Latencies |
---|---|---|
Tin | F0 | 1 |
Copper | F0 | 1 |
Silver | F0 F1 F2 | 1 |
Gold | F0 | 1 |
storeflus(op op0, op op1, off op2, op off0)
operands: like Store px:
Core | In Slots | Latencies |
---|---|---|
Tin | F0 | 1 |
Copper | F0 | 1 |
Silver | F0 F1 F2 | 1 |
Gold | F0 | 1 |
storeflus(op op0, op op1, off op2, op op3, pred off0)
operands: like Store px:
encoding:
storeflus(op op0, op op1, off op2, op off0)
,
flowArgs(pred op0)
Core | In Slots | Latencies |
---|---|---|
Tin | F0 | 1 |
Copper | F0 | 1 |
Silver | F0 F1 F2 | 1 |
Gold | F0 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable