Difference between revisions of "Instruction Set/mulufz"
From Mill Computing Wiki
Line 15: | Line 15: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Tin/Encoding#mulufz|Tin]] || E0 || | + | | [[Cores/Tin/Encoding#mulufz|Tin]] || E0 || |
|- | |- | ||
− | | [[Cores/Copper/Encoding#mulufz|Copper]] || E0 || | + | | [[Cores/Copper/Encoding#mulufz|Copper]] || E0 || |
|- | |- | ||
− | | [[Cores/Silver/Encoding#mulufz|Silver]] || E0 E1 || | + | | [[Cores/Silver/Encoding#mulufz|Silver]] || E0 E1 || |
|- | |- | ||
− | | [[Cores/Gold/Encoding#mulufz|Gold]] || E0 | + | | [[Cores/Gold/Encoding#mulufz|Gold]] || E0 || |
− | + | ||
− | + | ||
− | + | ||
− | + | ||
|} | |} | ||
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] |
Latest revision as of 13:26, 23 February 2021
speculable exu stream exu block compute phase operation in the unsigned fixed point value domain using modulo overflow behavior that produces condition codes and rounds toward zero
native on: all
Unsigned Fixed Point multiply. Rounds towards zero.
mulufz(uf x, uf y, bit dot) → uf r0
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | |
Copper | E0 | |
Silver | E0 E1 | |
Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable