Difference between revisions of "Instruction Set/addss"
From Mill Computing Wiki
m (Protected "Instruction Set/addss": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:addss}} | {{DISPLAYTITLE:addss}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the signed integer value domain]] [[Overflow|using saturating overflow behavior]] [[Condition Code|that produces condition codes]]<br /> |
'''aliases:''' addssv <br /> | '''aliases:''' addssv <br /> | ||
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
Revision as of 09:24, 9 February 2015
speculable exu stream exu block compute phase operation in the signed integer value domain using saturating overflow behavior that produces condition codes
aliases: addssv
native on: all
Saturating signed integer addition. When a result value overflows or underflows for the width, it flats out at the biggest or smallest value respectively.
operands: like Identity [xx:x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 |
| Copper | E0 E1 | 2 |
| Silver | E0 E1 E2 E3 | 2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 |
| Decimal8 | E0 E1 E2 E3 | 2 |
| Decimal16 | E0 E1 E2 E3 | 2 |
operands: like Identity [xx:x]
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 |
| Copper | E0 E1 | 2 |
| Silver | E0 E1 E2 E3 | 2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 |
| Decimal8 | E0 E1 E2 E3 | 2 |
| Decimal16 | E0 E1 E2 E3 | 2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
