Difference between revisions of "Instruction Set/integerdz"
From Mill Computing Wiki
m (Protected "Instruction Set/integerdz": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |
(No difference) |
Revision as of 01:28, 3 January 2015
realizing exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes and rounds toward zero
Inexactly round a decimal float to an integer valued float. Rounds towards zero.
operands: like Addd [dd:d]
Core | In Slots | Latencies |
---|---|---|
Decimal8 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
Decimal16 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable