Difference between revisions of "Instruction Set/narrowf"

From Mill Computing Wiki
Jump to: navigation, search
Line 1:Line 1:
 
{{DISPLAYTITLE:narrowf}}
 
{{DISPLAYTITLE:narrowf}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the binary floating point value domain]]&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the binary floating point value domain]]&nbsp;&nbsp; [[Rounding|and rounds use current dynamic rounding mode]]<br />
 
'''native on:''' [[Cores/Silver|Silver]] [[Cores/Gold|Gold]] <br />
 
'''native on:''' [[Cores/Silver|Silver]] [[Cores/Gold|Gold]] <br />
 
</div>
 
</div>

Revision as of 18:52, 20 December 2014

realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain   and rounds use current dynamic rounding mode

native on: Silver Gold

narrow scalar to half width


narrowf(f v) → f r0

operands: like Narrowf [ff:½f]


Core In Slots Latencies
Silver E0 E1 w:h=3 d:w=4 q:d=5
Gold E0 E1 E2 E3 w:h=3 d:w=4 q:d=5

narrowf(f v1, f v2) → f r0

operands: like Narrowvf [FF:½F]


Core In Slots Latencies
Silver E0 E1 wv,wv:hv=3 dv,dv:wv=4 qv,qv:dv=5
Gold E0 E1 E2 E3 wv,wv:hv=3 dv,dv:wv=4 qv,qv:dv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable