Difference between revisions of "Instruction Set/lssp"
From Mill Computing Wiki
| Line 5: | Line 5: | ||
</div> | </div> | ||
| − | + | Pointer lesser than. | |
| + | The highest 3 bits of pointers are reserved for user purposes like garbage collection, and as such are ignored in pointer comparisons.<br /> | ||
| + | With swapped operands this is also an alias for 'gtrp'. | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">lssp</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#p|p]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">lssp</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#p|p]] r<sub>0</sub></code> | ||
Revision as of 18:51, 20 December 2014
realizing exu stream exu block compute phase operation in the pointers value domain
aliases: gtrp
native on: all
Pointer lesser than.
The highest 3 bits of pointers are reserved for user purposes like garbage collection, and as such are ignored in pointer comparisons.
With swapped operands this is also an alias for 'gtrp'.
operands: like Eqlp pp:p
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 |
| Copper | E0 E1 | 2 |
| Silver | E0 E1 E2 E3 | 2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 |
| Decimal8 | E0 E1 E2 E3 | 2 |
| Decimal16 | E0 E1 E2 E3 | 2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
