Difference between revisions of "Instruction Set/retire"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:retire}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow blo...")
 
Line 25:Line 25:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1067|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#retire|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1067|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#retire|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1067|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#retire|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1067|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#retire|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1067|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#retire|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1067|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#retire|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  compute phase   operation  

native on: all

minimum retire count pseudo-op, or the widths of the retirees


retire(lit n, widths ws)

operands: like Inv :


encoding: retire(lit n, off ws, count n) , retire(lit n, off ws, count n, lit ws) , retire(lit n, off ws, count n, lit ws, lit ws)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable