Difference between revisions of "Instruction Set/set"

From Mill Computing Wiki
Jump to: navigation, search
Line 6:Line 6:
 
Set a single indexed bit.
 
Set a single indexed bit.
  
**related operations:** [[Instruction_Set/clear|clear], [[Instruction_Set/test|test]  
+
<b>related operations:</b> [[Instruction_Set/clear|clear]], [[Instruction_Set/test|test]]  
  
 
----
 
----

Revision as of 19:59, 26 November 2014

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Set a single indexed bit.

related operations: clear, test


set(op x, bit bit) → op r0

operands: like Shift [xi:x]


Core In Slots Latencies
Tin E0 1
Copper E0 E1 1
Silver E0 E1 E2 E3 1
Gold E0 E1 E2 E3 E4 E5 E6 E7 1
Decimal8 E0 E1 E2 E3 1
Decimal16 E0 E1 E2 E3 1

set(op x, n bit) → op r0

operands: like Shift [xi:x]


Core In Slots Latencies
Tin E0 1
Copper E0 E1 1
Silver E0 E1 E2 E3 1
Gold E0 E1 E2 E3 E4 E5 E6 E7 1
Decimal8 E0 E1 E2 E3 1
Decimal16 E0 E1 E2 E3 1