Difference between revisions of "Instruction Set/subffz"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:subffz}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu block...") | |||
Line 4: | Line 4: | ||
</div> | </div> | ||
− | subtraction | + | Floating point subtraction in current rounding away from zero. |
+ | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">subffz</b>(<span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#f|f]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">subffz</b>(<span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#f|f]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#f|f]] r<sub>0</sub></code> |
Revision as of 10:16, 12 November 2014
realizing exu stream exu block compute phase operation in the binary floating point value domain that produces condition codes
Floating point subtraction in current rounding away from zero.
operands: like Addf [ff:f]
Core | In Slots | Latencies |
---|---|---|
Silver | E0 E1 | w,w:w=3 wv,wv:wv=3 d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5 |
Gold | E0 E1 E2 E3 | w,w:w=3 wv,wv:wv=3 d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5 |