View source for Instruction Set/rsubuw2

{{DISPLAYTITLE:rsubuw2}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Overflow|using widening overflow behavior]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
'''native on:''' [[Cores|all]]<br />
</div>

reverse subtraction
----
<code style="font-size:130%"><b style="color:#050">rsubuw2</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">op0</span>, <i><span style="color:#009">[[Immediates#imm|imm]]</span> <span title="small immediate constant of per-slot varying range">imm0</span></i>) &#8594; [[Domains#u|u]] r<sub>0</sub>, [[Domains#u|u]] r<sub>1</sub></code>
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWideningv|like Wideningv XX:2X2X]]
</div>
<br />

{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
|-
| [[Cores/Tin/Encoding#rsubuw2|Tin]] || E0 || 
|-
| [[Cores/Copper/Encoding#rsubuw2|Copper]] || E0 || 
|-
| [[Cores/Silver/Encoding#rsubuw2|Silver]] || E0 E1 E2 E3 || 
|-
| [[Cores/Gold/Encoding#rsubuw2|Gold]] || E0 || 
|}


[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]