View source for Instruction Set/all

{{DISPLAYTITLE:all}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the logical value domain]]&nbsp;&nbsp;<br />
'''native on:''' [[Cores|all]]<br />
</div>

Returns true if the lowest bit in all vector elements is set.

----
<code style="font-size:130%"><b style="color:#050">all</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeLeftv|like Leftv XX:i]]
</div>
<br />

{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
|-
| [[Cores/Tin/Encoding#210|Tin]] || E0 || 1
|-
| [[Cores/Copper/Encoding#210|Copper]] || E0 E1 || 1
|-
| [[Cores/Silver/Encoding#210|Silver]] || E0 E1 E2 E3 || 1
|-
| [[Cores/Gold/Encoding#210|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 1
|-
| [[Cores/Decimal8/Encoding#210|Decimal8]] || E0 E1 E2 E3 || 1
|-
| [[Cores/Decimal16/Encoding#210|Decimal16]] || E0 E1 E2 E3 || 1
|}