Mill Computing, Inc. Forums The Mill Architecture Meltdown and Spectre Reply To: Meltdown and Spectre

Post count: 1

Well, you could make it so that cache can only be controlled by an MMIO register, and not by CPU instructions. That’d allow easily deciding which turfs are allowed to control cache and which aren’t.