Mill Computing, Inc. › Forums › The Mill › Architecture › Pipelining › Reply To: Pipelining

vapats
Participant
July 31, 2014 at 2:35 pm
Post count: 11
#1230

@larryp; yeah, an explicit “retire” seems like an another complication at first… Until you think about it. Kinda reminds me of the branch-delay slot in MIPS and DSPs, which need not be wasteful flushes.

cheers, – vic