Difference between revisions of "Instruction Set/wr"

From Mill Computing Wiki
Jump to: navigation, search
 
Line 5:Line 5:
  
 
hardware writer
 
hardware writer
----
 
<code style="font-size:130%"><b style="color:#050">wr</b>(<span style="color:#009">[[Sources#scratch|scratch]]</span> <span title="scratchpad byte number">dst</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="value written">v</span>)</code>
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeNoResult|like NoResult [xx]:]]
 
</div>
 
<br />
 
 
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
| [[Cores/Tin/Encoding#wr|Tin]] || W0 W1 || 3
 
|-
 
| [[Cores/Copper/Encoding#wr|Copper]] || W0 W1 || 3
 
|-
 
| [[Cores/Silver/Encoding#wr|Silver]] || W0 W1 W2 W3 W4 || 3
 
|-
 
| [[Cores/Gold/Encoding#wr|Gold]] || W0 W1 W2 W3 W4 || 3
 
|-
 
| [[Cores/Decimal8/Encoding#wr|Decimal8]] || W0 W1 W2 W3 W4 || 3
 
|-
 
| [[Cores/Decimal16/Encoding#wr|Decimal16]] || W0 W1 W2 W3 W4 || 3
 
|}
 
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">wr</b>(<span style="color:#009">[[Sources#reg|reg]]</span> <span title="special register name (as used in a Writer)">dst</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="value written">v</span>)</code>
 
<code style="font-size:130%"><b style="color:#050">wr</b>(<span style="color:#009">[[Sources#reg|reg]]</span> <span title="special register name (as used in a Writer)">dst</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="value written">v</span>)</code>
Line 42:Line 20:
 
| [[Cores/Silver/Encoding#wr|Silver]] || W0 W1 W2 W3 W4 || 3
 
| [[Cores/Silver/Encoding#wr|Silver]] || W0 W1 W2 W3 W4 || 3
 
|-
 
|-
| [[Cores/Gold/Encoding#wr|Gold]] || W0 W1 W2 W3 W4 || 3
+
| [[Cores/Gold/Encoding#wr|Gold]] || W0 W1 || 3
|-
+
| [[Cores/Decimal8/Encoding#wr|Decimal8]] || W0 W1 W2 W3 W4 || 3
+
|-
+
| [[Cores/Decimal16/Encoding#wr|Decimal16]] || W0 W1 W2 W3 W4 || 3
+
 
|}
 
|}
  
Line 64:Line 38:
 
| [[Cores/Silver/Encoding#wr|Silver]] || W0 W1 W2 W3 W4 || 3
 
| [[Cores/Silver/Encoding#wr|Silver]] || W0 W1 W2 W3 W4 || 3
 
|-
 
|-
| [[Cores/Gold/Encoding#wr|Gold]] || W0 W1 W2 W3 W4 || 3
+
| [[Cores/Gold/Encoding#wr|Gold]] || W0 W1 || 3
|-
+
| [[Cores/Decimal8/Encoding#wr|Decimal8]] || W0 W1 W2 W3 W4 || 3
+
|-
+
| [[Cores/Decimal16/Encoding#wr|Decimal16]] || W0 W1 W2 W3 W4 || 3
+
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:12, 23 February 2021

speculable  exu stream  writer block  writer phase   operation   in the logical value domain  

native on: all

hardware writer


wr(reg dst, op v)

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 3
Copper W0 W1 3
Silver W0 W1 W2 W3 W4 3
Gold W0 W1 3

wr(stream dst, op v)

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 3
Copper W0 W1 3
Silver W0 W1 W2 W3 W4 3
Gold W0 W1 3


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable