f2udxe

From Mill Computing Wiki
Revision as of 09:23, 9 February 2015 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
speculable  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using excepting overflow behavior   that produces condition codes and rounds to nearest, ties toward even adjacent value

native on: Decimal8 Decimal16

Inexactly convert a decimal floating point value to a unsigned integer, rounding toward even and producing NaRs on overflow.


f2udxe(d x) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable