f2udfz

From Mill Computing Wiki
Revision as of 09:33, 9 February 2015 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
speculable  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using modulo overflow behavior   that produces condition codes and rounds to nearest, ties away from zero

native on: Decimal8 Decimal16

Inexactly convert a decimal floating point value to a unsigned integer, rounding away from zero and normal modulo overflow.


f2udfz(d x) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable